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Abstract
The stability under gate bias stress of unpassivated thin film transistors was studied by measuring the transfer and output
characteristics at different temperatures. The active layer of these devices consisted of in nanocrystalline silicon deposited at
125C by Hot-Wire Chemical Vapour Deposition. The dependence of the subthreshold activation energy on gate bias for
different gate bias stresses is quite different from the one reported for hydrogenated amorphous silicon. This behaviour has been
related to trapped charge in the active layer of the thin film transistor.  2001 Elsevier Science B.V. All rights reserved.
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1. Introduction
Ž .Hot-Wire Chemical Vapour Deposition HWCVD
is one of the most promising techniques to obtain
Ž .hydrogenated amorphous silicon a-Si:H and hydro-
Ž .genated nanocrystalline silicon nc-Si:H at low sub-
Ž .strate temperatures 300C over large areas and
Ž .  high deposition rates 1nms 13
Hydrogenated nanocrystalline silicon obtained by
HWCVD is composed of small silicon crystallites, with
an average grain size of a few nanometers embedded in
an amorphous silicon matrix. As a result, nc-Si:H
properties lay between those of a-Si:H and polysilicon
Ž .with grain sizes of few micrometers .
Hydrogenated amorphous silicon thin-film transistors
Ž .TFT are widely used in liquid crystal displays and
matrix image sensors. However a-Si:H TFTs present
electrical instability, mainly consisting of a threshold
Corresponding author. Tel. 34-93-4011002; fax: 34-93-
4016756.
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Ž .voltage V shift, when a gate voltage is applied for at
prolonged period of time. Two mechanisms contribute
to threshold voltage instability: charge trapping in the
gate insulator and defect creation in the band-gap of
 a-Si:H 4 .
In this paper, the stability of TFTs with nc-Si:H
active layers deposited at 125C by HWCVD is studied.
The stability was investigated by examining the gate
transfer characteristics and the dependence of the sub-
threshold current activation energy on gate bias for
as-deposited samples and after negative and positive
bias stress.
2. Experimental
Nanocrystalline thin-film transistors were deposited
by HWCVD in an ultra-high-vacuum multichamber
  set-up described elsewhere 5 . Process gases silane
Ž .hydrogen mixture 476 sccm were catalytically disso-
ciated by a tungsten wire heated to 1700C. Substrate
Žtemperature was around 125C measured by a thermo-
.couple attached to the heater and the process pressure
0040-609001$ - see front matter  2001 Elsevier Science B.V. All rights reserved.
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was 1102 mbar. Under these conditions the deposi-
tion rate was 0.6 nms. Thin-film transistors used in
this work are inverted staggered structures without top
Ž .passivation layer. A thermally oxidised n-type 100
silicon wafer with a resistivity of 110 cm was used
as substrate. Thicknesses were 250 nm for the active
layer and 250 nm for the silicon dioxide. An n-doped
Ž .layer 50 nm between the drain and source contacts
and the intrinsic layer was also deposited by HWCVD.
Finally a chromium layer was thermally evaporated and
Ž .the metallic contacts drain and source were delimited
by photolithographic techniques. The channel width
was 137 m and its length 55 m, giving an aspect ratio
Ž .for the device i.e. WL of 2.5. Details on the fabrica-
 tion process have been reported in a previous work 6 .
Different TFTs were electrically characterised by
measuring the transfer and output characteristics. We
also studied the dependence of the subthreshold cur-
Ž .rent activation energies E E E on gate bias.ACT C F
After the initial characterisation of the samples, stress-
Žing processes at different gate voltages 40, 20 and
. Ž .40 V were performed at room temperature 298 K
for 1000 s. All the measurements were performed un-
der dark conditions by using a HewlettPackard
HP4145B semiconductor parameter analyser and a
temperature controlled chuck.
3. Results and discussion
The output and transfer characteristics of the tran-
sistors as deposited and after positive and negative gate
bias stress are shown in Fig. 1a. From the output
characteristics I vs. V it can be seen that there isDS DS
not a current crowding and as a consequence we con-
clude that the influence of the source and drain contact
resistance is not important in our devices. The absence
Ž .of the Kink effect a rapid rise of I at high VDS DS
indicates that the electron injection at the contacts is
very small. The transfer characteristics in saturation
regime were measured to determine the threshold volt-
age and the field effect mobility of the transistors. A
threshold voltage of 6.9 V and field effect mobility of
0.3 cm2V s were obtained. After gate bias stress, a
Ž .positive shift of threshold voltage V 1 V fort
Žpositive gate bias stress and a negative shift V 1t
.V for negative gate bias stress were obtained.
The application of a gate voltage in field effect
structures shifts the Fermi level inside the gap. This
displacement allows us to study the electronic proper-
ties of the material. The rate at which E movesF
Ž .towards the conduction band in n-channel devices
depends on the density of states located in the band
gap and on the distribution of tail states close to the
conduction band. For small values of V the FermiGS
level is located in deep states. Increasing V shifts theGS
Fermi level to the conduction band, and the tail band
states become important. Besides, for high positive VGS
applied an influence of the amorphous phase in the
nucleation region of the crystallites could not be dis-
carded.
ŽIt has been reported experimentally as well as
.  through simulation results 7,8 that for hydrogenated
amorphous silicon, the application of a negative gate
bias create additional states in the upper half part of
the bandgap. This additional peak on the density of
Ž .states leads to a reduction of the slope of E VACT GS
for V 10 V, indicating the presence of defect statesGS
created by degradation.
In Fig. 2 the dependence of E on V for TFTsACT GS
before and after bias stress degradation is shown.
For the as-deposited sample we observe that the
ŽFermi level moves from around midgap E 0.45ACT
.eV for V 0 V to the conduction band, remainingGS
nearly constant at approximately 0.15 eV, where the
Fermi level is pinned by the band tail states.
In Fig. 2 it is observed that the application of positive
Ž .negative bias stress to the gate leads to a positive
Ž .  Ž .negative displacement of the E V characteris-ACT GS
Ž .Fig. 1. Output and transfer characteristics of nanocrystalline TFT measured as deposited solid lines and after different gate bias stress: 40 V
Ž . Ž . symbols , 40 V  symbols .
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Ž .Fig. 2. Dependence of the activation energy E E E of theACT C F
subthreshold transfer characteristics for TFT stressed at different
gate bias.
tics. The shift obtained after the application of negative
gate bias stress is in opposite direction to the one
observed for a-Si:H TFTs after a similar degradation
 process 8 .
We believe that the application of positivenegative
bias stress to the gate causes redistributions in the
trapped charge of the active layer in the TFT. Negative
stress, for example, depletes the trapped charge
between E and the conduction band, causing theF
Fermi level to be slightly shifted towards the conduc-
tion band. Therefore, the application of small values of
V easily shifts the E to the conduction band, re-GS F
maining fixed by the band-tail states. This charge
Žtrapped could be related to the impurities oxygen,
.copper,... incorporated in the layer during the deposi-
 tion process 9 .
The transistors were measured again 50 h after the
stressing process. They showed the same characteristics
as before the stressing process including threshold volt-
age and activation energy, these results also seem to
confirm that charge trapping could be the main mecha-
nism involved by the application of gate bias stress.
4. Conclusions
In this work we have presented the results of stress
treatment of TFTs with nanocrystalline active layer
Ž .fabricated at low temperature 125C by HWCVD
process. The results indicate that changes in the elec-
trical characteristics of the device could be due to
temporarily trapped charge in the material. In our
future work detailed analysis of the interface states in
the transistors by capacitance measurements will be
performed.
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